SCIENCES AND ENGINEERING
A Novel Approach Of Ancient Vedic Mathematics In Engineering
by Dr. M.R Khan
ISBN Number : 978 - 93- 88672 - 21 - 4
Authors Details
Author Name | Image | About Author |
---|---|---|
Dr. M.R Khan | Dr. M.R. Khan is a Professor in Government Engineering
College, Jagdalpur (C.G). He has completed his B.E. from
Government Engineering College Jabalpur, M.Tech. from IIT
Kharagpur (with honors) and Ph.D degrees in electronics &
communication engineering From NIT Raipur in 1985,1999 and
2008, respectively. He has more than 34 years of teaching
experience and published several research papers national and
international level. He is also the member of many interview
panels. |
|
Mr. Nitesh Kumar Sharma | Mr. Nitesh Kumar Sharma is an Assistant Professor in
Government Engineering College, Jagdalpur (C.G). He has
completed his B.E. in Electronics and Telecommunication from
Government Engineering College Jagdalpur and M.Tech. in VLSI
from Dr.CV Raman University Bilaspur (C.G) in 2014 and 2016
respectively and presently he is pursuing Ph.D from Dr.CV
Raman University Bilaspur (C.G). He has more than three years of
teaching experience and published six research papers. |
|
Mr. Deepesh Kumar Gautam | Mr. Deepesh Kumar Gautam is a Lecturer in Government Girls
Polytechnic College, Jagdalpur (C.G). He has completed his B.E.
in Electronics and Telecommunication from Government
Engineering College, Jagdalpur, in 2011. He has more than 6 years
of teaching and industrial experience and published four research
papers. Previously he has worked at Doordarshan Kendra,
Jagdalpur (C.G) in the post of Engineering Assistant. |
Book Description
Multipliers are key components of many high performance systems such as FIR filters, Microprocessor, digital signal processors. A system's performance is generally determined by the performance of the Multiplier .With advances in technology; many researchers have tried and are trying to design multipliers which offer either of the following design targets High speed, Low power consumption, Regularity of layout, Less area, In an array multiplier multiplication of two binary numbers can be obtained with one micro-operation by using a combinational circuit that forms the product bits all at once thus making it a fast way of multiplying two numbers since the only delay is the time for the signals to propagate through the gates that form the multiplication array. Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with Vedic mathematical formulae and their application to various branches of mathematics. The algorithms based on conventional mathematics can be simplified and even optimized by the use of Vedic Sutras. These methods and ideas can be directly applied to trigonometry, plain and spherical geometry, conics, calculus (both differential and integral), and applied mathematics of various kinds. In this paper new multiplier and square architecture is proposed based on algorithm of ancient Indian Vedic Mathematics, for low power and high speed applications.